<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:image="http://www.google.com/schemas/sitemap-image/1.1">
  <url>
    <loc>https://www.embeddedtechlearn.com/</loc>
    <changefreq>weekly</changefreq>
    <priority>1.0</priority>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture</loc>
    <changefreq>weekly</changefreq>
    <priority>0.9</priority>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/embedded-c</loc>
    <changefreq>weekly</changefreq>
    <priority>0.9</priority>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/about</loc>
    <changefreq>yearly</changefreq>
    <priority>0.4</priority>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/contact</loc>
    <changefreq>yearly</changefreq>
    <priority>0.3</priority>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/privacy</loc>
    <changefreq>yearly</changefreq>
    <priority>0.1</priority>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/terms</loc>
    <changefreq>yearly</changefreq>
    <priority>0.1</priority>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture/what-is-computer-architecture</loc>
    <lastmod>2026-07-17</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/computer-architecture/what-is-computer-architecture/cpu-memory-io-diagram.svg</image:loc>
      <image:title>What Is Computer Architecture? A Beginner's Guide</image:title>
      <image:caption>Diagram showing the CPU connected via a system bus to RAM, storage, and I/O devices</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture/hardware-software-and-firmware</loc>
    <lastmod>2026-07-17</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/computer-architecture/hardware-software-and-firmware/layer-stack-diagram.svg</image:loc>
      <image:title>Hardware, Software, and Firmware Explained</image:title>
      <image:caption>Hardware, firmware, and software as dependent layers, hardware at the bottom</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture/basic-building-blocks-of-a-computer</loc>
    <lastmod>2026-07-17</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/computer-architecture/basic-building-blocks-of-a-computer/data-flow-diagram.svg</image:loc>
      <image:title>The Basic Building Blocks of a Computer</image:title>
      <image:caption>Diagram showing data flow between input, CPU, output, RAM, and storage</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture/what-is-a-cpu</loc>
    <lastmod>2026-07-21</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/computer-architecture/what-is-a-cpu/cpu-internals-diagram.svg</image:loc>
      <image:title>What Is a CPU? How It Works</image:title>
      <image:caption>Diagram showing the Control Unit, ALU, and Registers inside a CPU</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture/von-neumann-vs-harvard-architecture</loc>
    <lastmod>2026-07-21</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/computer-architecture/von-neumann-vs-harvard-architecture/bottleneck-diagram.svg</image:loc>
      <image:title>Von Neumann vs. Harvard Architecture</image:title>
      <image:caption>Von Neumann's shared bus makes instructions and data take turns; Harvard's separate buses let both move at once</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture/ram-vs-rom-explained</loc>
    <lastmod>2026-07-21</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/computer-architecture/ram-vs-rom-explained/ram-vs-rom-diagram.svg</image:loc>
      <image:title>RAM vs. ROM: What's the Difference?</image:title>
      <image:caption>RAM and ROM do the same job (storing bits) with opposite trade-offs</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture/cpu-cache-memory-explained</loc>
    <lastmod>2026-07-21</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/computer-architecture/cpu-cache-memory-explained/cache-hierarchy-table-diagram.svg</image:loc>
      <image:title>CPU Cache Memory Explained</image:title>
      <image:caption>L1 is smallest and fastest, L3 is largest and slowest, DRAM sits below all three</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture/cache-coherence-explained</loc>
    <lastmod>2026-07-21</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/computer-architecture/cache-coherence-explained/mesi-four-states-diagram.svg</image:loc>
      <image:title>Cache Coherence Explained</image:title>
      <image:caption>MESI's four states: Modified, Exclusive, Shared, and Invalid</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/computer-architecture/memory-hierarchy-explained</loc>
    <lastmod>2026-07-21</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/computer-architecture/memory-hierarchy-explained/full-hierarchy-table-diagram.svg</image:loc>
      <image:title>The Memory Hierarchy: Why Computers Use Different Memory Types</image:title>
      <image:caption>Every step down the hierarchy trades speed and cost per bit for capacity</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/embedded-c/what-is-embedded-c</loc>
    <lastmod>2026-07-21</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/embedded-c/what-is-embedded-c/embedded-c-layers-diagram.svg</image:loc>
      <image:title>What Is Embedded C? A Complete Guide</image:title>
      <image:caption>Embedded C sits between standard C and the hardware registers it controls directly</image:caption>
    </image:image>
  </url>
  <url>
    <loc>https://www.embeddedtechlearn.com/embedded-c/c-vs-embedded-c</loc>
    <lastmod>2026-07-21</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
    <image:image>
      <image:loc>https://www.embeddedtechlearn.com/images/embedded-c/c-vs-embedded-c/c-vs-embedded-c-diagram.svg</image:loc>
      <image:title>C vs. Embedded C: What Actually Changes</image:title>
      <image:caption>C runs on an OS with large memory; Embedded C runs bare-metal on a microcontroller with tight memory</image:caption>
    </image:image>
  </url>
</urlset>
